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Abstract - This paper describes the design of a 12-bit dig-
ital-to-analog converter for a wireline modem chip implemented in
a 0.13tm digital CMOS technology. Transistor-level simulations
from extracted layout at the nominal modem data rate of 8OMS/s
show an Spurious-Free Dlynamic-Range (SFDR) better than 62dB
at Nyquist rate under industrial operation conditions (-40 to 850
temperature range and +10% supply variations) and for all tech-
nology process corners. Additionally, the converter achieves a
Multi-Tone Power Ratio (MTPR) higher than 59dB for different
Discrete MultiTone (DMT) test patterns consisting of 1536 carriers
that fall in the Nyquist band. Simulation results at a higher data
rate of 200MS/s are also shown in the paper. The converter dissi-
pates less than 150mW from a mixed 3.3/1.2V supply and occupies
less than 1.7mm2.
Keywords: D/A converters, Digital-to-analog converters,
Current-steering, Switching sequence.
I. INTRODUCTION
Digital-to-Analog Converters (DACs) are essential compo-
nents in applications such as video signal processing, digital
signal synthesis, and broadband communications. Among sev-
eral alternatives, current-steering DAC architectures have
proven to be a suitable solution for these applications [1]-[3]
because they can be implemented in pure digital CMOS tech-
nologies, with obvious integrability advantages, and are intrin-
sically faster and more linear than other solutions based on
resistors or capacitors.
This paper presents an embeddable 12 bits resolution cur-
rent steering DAC specifically designed for the analog
front-end of a broadband wireline modem chip requiring a data
converter rate of 80MS/s. The converter has been designed in a
0.13tm pure logic CMOS technology using thick oxide MOS
devices for the analog part. At the nominal operating frequency
of the modem, the DAC features high linearity under all indus-
trial operation conditions and for all process corners, with a
worst-case SFDR larger than 58dB from DC to 40MHz and a
worst-case MTPR higher than 59dB for different DMT waveforms
formed by 1536 frequency components that span the Nyquist band.
Such values are more than 3dB above the targeted specifica-
tions to provide a safe integration margin. Further, when the
converter is operated at 200MS/s, it achieves a worst-case Sig-
nal to Noise and Distortion Ratio (SNDR) at 80MHz higher
than 55dB, thus revealing its potential use in other higher speed
applications.
The paper is organized as follows. In Section II, the DAC
architecture and its main design trade-offs are discussed. In Sec-
tion III, the basic building blocks are presented. Layout issues
are explained in Section IV. Finally, transistor-level simulations
from extracted layout are shown in Section V.
II. D/A ARCHITECTURE
Fig.1 shows the block diagram of a generic segmented cur-
rent-steering DAC, where an N-bit digital word is split into b
Least Significant Bits (LSBs) which steer a binary-weighted
current cell array, and t Most Significant Bits (MSBs) which
are thermometer-wise decoded to steer a unary array of current
cells. A latency equalizer is placed in the binary segment path
to match the delay of the thermometer decoder. The current
cells are switched on/off by means of switches which are syn-
chronized and controlled by latches and driver circuits, respec-
tively. These circuit elements compose the "swatch" array of
Fig.1.
The segmentation level of the DAC is an important archi-
tectural choice which draws up a trade-off between static line-
arity (particularly affecting, the Differential Non-Linearity,
DNL) and dynamic performance (glitch energy and SFDR) on
the one hand, and area occupation and decoder complexity, on
the other [2][4]. In the used technology, it has been found, with
the aid of an in-house behavioural simulator [5], that the opti-
mal segmentation is t = 8 and b = 4 for the targeted specifi-
cations.
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Fig. 1: Block diagram of a segmented current steering DAC.
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In order to compensate for error sources such as thermal
gradients, doping and oxide thickness variations, and edge
effects two main techniques have been employed. First, each
unary current source has been implemented as 16 units in paral-
lel, divided into 4 groups (each consisting on 4 cells) and dis-
tributed in a double common-centroid topology. Second, an
INL-bounded switching sequence [6] has been applied at each
quadrant of the current source array to SNDR degradation due
to linear and quadratic gradient errors.
In this design, the output of the DAC is differential so that
common-mode distortion and noise are attenuated. Output cur-
rents are converted into voltages by means oftwo off-chip 25Q
grounded resistors. The DAC achieves lVpp differential output
range through a full scale current, IFS, of 2OmA.
III. BUILDING BLOCKS DESIGN
A. Current sources and switches
Fig.2 shows the schematics of the current source (transis-
tors MCS and Mcas) together with the current steering switches
(transistors MSWP and Mswn) - they compose a basic current cell
ofthe DAC. Note that the current source uses PMOS transistors
in order to increase the tolerance against substrate noise -
essential for embedding applications. Sizing ofthe current cells
has been tailored by two main objectives. On the one hand,
matching errors between cells must be low enough so that the
static performance of the converter is not degraded. On the
other, the finite output impedance of the cell must be high
enough so that the dynamic properties ofthe converter meet the
targeted specifications.
The tolerable mismatch among current cells can be calcu-
lated from yield simulations. It can be found that to guarantee a
99.5% yield, the relative standard deviation of the current cells
must satisfy (vi I'LSB) < 0.3% [2]. Based on well-known
mismatch statistical models, the minimum area of MCS can be
approximately calculated as,
2
A
'T (cilLSB)2 (1)
(B (vg5 -Vth)C5,) LSB
where Av and AP are mismatch technology parameters and
(Vgs - Vth)cs is the gate overdrive voltage of MCS. Another con-
straint on the size of MCS is imposed by the full scale current as
iLSB = IF512N. Assuming a quadratic law for transistors in
saturation, we have
iLSB 2 oCox( Vgs Vth)cs (2)
On the other hand, the finite output impedance of the current
cells has also a strong impact on parameters such as Integral
Non-Linearity (INL), SNDR and SFDR bandwidth [7]. Fig.3
shows a representation of the achievable SNDR of the DAC
converter in terms of the output impedance. As can be seen, to
avoid distortion in excess, the output impedance must be higher
than 5 MQ in the Nyquist band. To this end, the current source
uses a cascoded topology, and switches are forced in the satura-
tion region when enabled. As will be shown, this is achieved by
properly conditioning the activation signals of the switches.
Fig. 2: Basic current cell topology.
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Fig. 3: Current cell sizing: SNDR versus output impedance.
Taking into account the above issues, the electrical-level
sizing of the current cell was carried out considering, as addi-
tional constraints, glitch energy minimization and fast settling
response issues.
B. Driver
Transistors MSWP and Mswn in Fig.2 are operating as
switches with complementary activation gate signals. These
signals, provided by a driver circuit, must be properly generated
in order to minimize two important effects which can cause
glitches at the output of the converter: (a) drain voltage varia-
tions of the current-source transistor and (b) coupling of the
control signal through the gate to drain capacitance of the
switches to the output. To this end, it must be prevented that
both switch transistors are simultaneously in the off state. This
can be done by forcing the two complementary signals which
control the switch operation to have a non-symmetrical crosso-
ver. Fig.4(a) shows the circuit which carries out this function. It
is a CMOS inverter with the lower supply voltage set at
Vref = 0.9V. Fig.4(b) displays the transient response of the
driver circuit showing that the crossover point is well below
half the supply voltages.
Fig. 5 shows the reference buffer circuit used to define
on-chip the lower limit for the voltage swing ofthe switch driv-
ers. A decoupling capacitor at the Vref node has been used to
reduce signal dependent fluctuations and, therefore, to limit the
generation of harmonic components on the output signal.
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Fig. 5: Reference buffer to set the lower supply ofthe driver circuit
Fig. 6: Circuit implementation: (a) level shifter and (b) latch.
C. Level shifter, latch and digital circuitry
Fig.6(a) shows the level shifter schematic used for convert-
ing the digital signals processed by the decoder and the equal-
izer (see Fig.1) from 1.2 to 3.3V CMOS logic. They represent
the input of the "swatch" array. Following the level shifter, two
clocked latches are inserted before the driver circuit for syn-
chronizing and shaping the digital waveforms. The first one is
active-high and captures the output ofthe level shifter. The sec-
ond one is active-low and provides its output to the driver. By
that instant all outputs of the digital decoder (a combinational
circuit) must be settled. The schematic of the latch circuit is
shown in Fig.6(b).
Finally the thermometer decoder and the latency equalizer
have been synthesized using commercial synthesis tools from a
VHDL functional description based on the decoder presented in
[3].
IV. LAYOUT ISSUES
The current steering DAC has been designed in a pure logic
1P-8M 0.13tm CMOS process. It occupies an active area of
1.78x0.96mm2. Fig.7 shows it layout. The decoder has been
placed on the top, far away and well shielded from the sensitive
analog parts. The "swatch" array is below the decoder; in a sep-
arated array from the current sources to avoid coupling between
the digital and analog parts. Two dummy rows and columns
enclose the current source array to avoid edge effects. Routing
between the current source and "swatch" arrays is done on top
of transistors to save active area. Exhaustive use of substrate
contacts, guard rings and on-chip decoupling capacitors have
been also taken into account.
V. SIMULATION RESULTS
The performance ofthe DAC has been evaluated with both
HSpice and Spectre and the results have been checked at all
process corners under industrial operating conditions (-40 to
850 temperature range and ±100% supply variations).
Fig.8 has been obtained from electrical simulations of the
extracted DAC layout, operated at the nominal modem data rate
of 80MS/s. It illustrates the worst-case SNDR degradation
against the input frequency and shows that the obtained resolu-
tion is higher that 58dB from DC to Nyquist frequency. On the
other hand, Fig.9(a) plots the output spectrum for a single tone
at 38MHz, showing an SFDR better than 62dB.
Both SNDR and SFDR evaluations are based on single
tone input signals which concentrates the maximum allowed
power in a given frequency. A more realistic situation in broad-
band applications consists on distributing the maximum power
on several tones. Fig.9(b) shows the worst.case output spectrum
for an input DMT signal where 1536 tones are distributed from
Fig. 7: DAC layout.
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4.3MHz to 34MHz with 8 spectral notches each 128 tones. The
MTPR is better than 59dB for all corners - similar results are
obtained for other DMT patterns. Finally, Fig.10 shows the
worst-case output spectrum for a single tone at 80MHz obtained
at a sampling rate of 200MS/s, showing an SNDR higher than
55dB.
Table 1 summarizes the performance of the DAC. Experi-
mental results will be presented in the Symposium.
CONCLUSIONS
A segmented 8+4 bits CMOS current steering DAC with a
TABLE 1. Performance summary of the current-steering DAC
Process
Resolution
Sampling rate
Output Range (25Q 11 2OpF load)
SFDR (15MHz 80MS/s)
SNDR (38MHzd80MS/s)
MTPR (1536 carriers)
Power consumption
Active area
0.13,um CMOS d 3.3V
12 bits
80MS/s
lVp-p Differential
58dB
61.4dB
> 59dB
149mW
1.7mm2
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Fig. 8: SNDR against input frequency.
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SFDR better than 58dB up to 80MS/s and a MTPR higher than
59dB has been presented. It has been realized in 0.13gm
CMOS, has an active area of 1.7 mm2 and consumes 149mW.
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Fig. 10: Output spectra at 200MSA/s for a single input tone at 80MHz.
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